View V437216C04VDTG-75_58215.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MOSEL VITELIC
V437216C04VDTG-75 3.3 VOLT 16M x 72 HIGH PERFORMANCE PC133 REGISTER PLL ECC SDRAM MODULE
Description
PRELIMINARY
Features
I 168 Pin Registered ECC 16,777,216 x 72 bit Oganization SDRAM Modules I Utilizes High Performance 16M x 4 SDRAM in TSOPII-54 Packages I Fully PC Board Layout Compatible to INTEL'S Rev 1.2 Module Specification I Single +3.3V ( 0.3V) Power Supply I Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave) I Auto Refresh (CBR) and Self Refresh I All Inputs, Outputs are LVTTL Compatible I 4096 Refresh Cycles every 64 ms I Serial Present Detect (SPD) I SDRAM Performance
The V437216C04VDTG-75 memory module is organized 16,777,216 x 72 bits in a 168 pin dual in line memory module (DIMM). The 16M x 72 registered DIMM uses 18 Mosel-Vitelic 16M x 4 ECC SDRAM. The x72 registered modules are ideal for use in high performance computer systems where increased memory density and fast access times are required.
Key Component Timing Parameters
tCK tAC Clock Frequency (max.) Clock Access Time CAS Latency = 3
-7
143 5.4
Units
MHz ns
I Module Frequency vs AC Parameter
Frequency
V437216C04VDTG-75 133 MHz (PC)
CL (CAS Latency)
3
tRCD
3
tRP
3
tRC
8
Unit
CLK
V437216C04VDTG-75 Rev. 1.2 July 2001
1
MOSEL VITELIC
Pin Configurations (Front Side/Back Side)
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Front VSS I/O1 I/O2 I/O3 I/O4 VCC I/O5 I/O6 I/O7 I/O8 I/O9 VSS I/O10 I/O11 I/O12 I/O13 I/O14 VCC I/O15 I/O16 CBO CB1 VSS NC NC VCC WE DQM0 Pin 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 Front DQM1 CS0 DU VSS A0 A2 A4 A6 A8 A10(AP) BA1 VCC VCC CLK0 VSS DU CS2 DQM2 DQM3 DU VCC NC NC CB2 CB3 VSS I/O17 I/O18 Pin 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 Front I/O19 I/O20 VCC I/O21 NC DU CKE1* VSS I/O22 I/O23 I/O24 VSS I/O25 I/O26 I/O27 I/O28 VCC I/O29 I/O30 I/O31 I/O32 VSS CLK2* NC WP SDA SCL VCC Pin 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 Back VSS I/O33 I/O34 I/O35 I/O36 VCC I/O37 I/O38 I/O39 I/O40 I/O41 VSS I/O42 I/O43 I/O44 I/O45 I/O46 VCC I/O47 I/O48 CB4 CB5 VSS NC NC VCC CAS DQM4 Pin 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140
V437216C04VDTG-75
Back DQM5 CS1 RAS VSS A1 A3 A5 A7 A9 BA0 A11 VCC CLK1* A12 VSS CKE0 CS3 DQM6 DQM7 DU VCC NC NC CB6 CB7 VSS I/O49 I/O50 Pin 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 Back I/O51 I/O52 VCC I/O53 NC DU REGE VSS I/O54 I/O55 I/O56 VSS I/O57 I/O58 I/O59 I/O60 VCC I/O61 I/O62 I/O63 I/O64 VSS CLK3* NC SA0 SA1 SA2 VCC
Notes:
* These pins are not used in this module.
Pin Names
A0-A11 I/O1-I/O64 RAS CAS WE BA0, BA1 CKE0 CS0, CS2 CLK0-CLK3 DQM0-DQM7 VCC VSS SCL Address Inputs Data Inputs/Outputs Row Address Strobe Column Address Strobe Read/Write Input Bank Selects Clock Enable Chip Select Clock Input Data Mask Power (+3.3 Volts) Ground Clock for Presence Detect CB0-CB4 NC REGE DU SA0-A2 SDA Serial Data OUT for Presence Detect Serial Data IN for Presence Detect Check Bits (x72 Organization) No Connection Register Enable Don't Use
V437216C04VDTG-75 Rev. 1.2 July 2001
2
MOSEL VITELIC
Module Part Number Information
V
MOSEL-VITELIC MANUFACTURED SDRAM
V437216C04VDTG-75
4
3
72
16
C
0
4
V
D
T
G
-
75
-75 PC133 3-3-3
GOLD TSOP 3.3V WIDTH DEPTH 168 PIN REGISTERED DIMM X 4 COMPONENT LVTTL 4 BANKS REFRESH RATE 4K D VERSION
Block Diagram
RCS0 RQM0 I/O1-I/O4 10 CS DQM I/O1-I/O4 D0 CS DQM I/O1-I/O4 D1 CS DQM I/O1-I/O4 D2 CS DQM I/O1-I/O4 D3 CS RQM4 I/O33-I/O36 10 CS DQM I/O1-I/O4 D9 CS DQM I/O1-I/O4 D10 CS DQM I/O1-I/O4 D11 CS DQM I/O1-I/O4 D12 CS
I/O5-I/O8 10 RQM1 I/O9-I/O12 10
I/O37-I/O40 10 RQM5 I/O41-I/O44 10
I/O13-I/O16 10
I/O45-I/O48 10
RAS CAS
CB1-CB3 10 RCS2 RQM2 I/O17-I/O20 10
DQM I/O1-I/O4 D4
CB4-CB7 10
DQM I/O1-I/O4 D13
WE CKE0 DQM0-DQM7
R E G I S T E R
RRAS RCAS RWE
D0-D17 D0-D17 D0-D17
R0CKE0, R1CKE0 RDQM0-RDQM7 RC0, RCS2 RA0-RA11 RBA0, RBA1 D0-D17 D0-D17
CS DQM I/O1-I/O4 D5 CS DQM I/O1-I/O4 D6 CS DQM I/O1-I/O4 D7 CS DQM I/O1-I/O4 D8
RQM6 I/O49-I/O52 10
CS DQM I/O1-I/O4 D14 CS DQM I/O1-I/O4 D15 REGE CS DQM I/O1-I/O4 D16 CS DQM I/O1-I/O4 D17
CS0, CS A0-A11 BA0, BA1
I/O21-I/O24 10 RQM3 I/O25-I/O28 10
I/O53-I/O56 10 RQM7 I/O57-I/O60 10
VDD 10K
PLL CLK 10K CLK1-CLK3 12pF
CLK0 10K PLL 12pF D0-D17
I/O29-I/O32 10
I/O61-I/O64 10
V437216C04VDTG-75 Rev. 1.2 July 2001
3
MOSEL VITELIC
Serial Presence Detect Information
A serial presence detect storage device - - is assembled onto the module. Information about the module configuration, speed, etc. is E2PROM
V437216C04VDTG-75
written into the E2PROM device during module production using a serial presence detect protocol (I2C synchronous 2-wire bus)
SPD-Table for 75 modules:
Hex Value Byte Number
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Function Described
Number of SPD bytes Total bytes in Serial PD Memory Type Number of Row Addresses (without BS bits) Number of Column Addresses (for x4 SDRAM) Number of DIMM Banks Module Data Width Module Data Width (continued) Module Interface Levels SDRAM Cycle Time at CL=3 SDRAM Access Time from Clock at CL=3 Dimm Config (Error Det/Corr.) Refresh Rate/Type SDRAM width, Primary Error Checking SDRAM Data Width Minimum Clock Delay from Back to Back Random Column Address Burst Length Supported Number of SDRAM Banks Supported CAS Latencies CS Latencies WE Latencies SDRAM DIMM Module Attributes SDRAM Device Attributes: General Minimum Clock Cycle Time at CAS Latency = 2 Maximum Data Access Time from Clock for CL = 2 Minimum Clock Cycle Time at CL = 1 Maximum Data Access Time from Clock at CL = 1 Minimum Row Precharge Time Minimum Row Active to Row Active Delay tRRD Minimum RAS to CAS Delay tRCD Minimum RAS Pulse Width tRAS
SPD Entry Value
128 256 SDRAM 12 10 1 72 0 LVTTL 7.5 ns 5.4 ns ECC Self-Refresh, 15.8s x4 n/a / x4 tccd = 1 CLK 1, 2, 4, 8, full page 4 CL = 3 CS Latency = 0 WL = 0 Registered/Buffered Vcc tol 10% Not Supported Not Supported Not Supported Not Supported 20 ns 15 ns 20 ns 45 ns
16Mx72
80 08 04 0C 0A 01 48 00 01 75 54 02 80 04 04 01
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
8F 04 04 01 01 1F 0E 00 00 00 00 14 0F 14 2D
V437216C04VDTG-75 Rev. 1.2 July 2001
4
MOSEL VITELIC
SPD-Table for 75 modules: (Continued)
V437216C04VDTG-75
Hex Value Byte Number
31 32 33 34 35 62-61 62 63 64 65-71 72 73-90 91-92 93 94 95-98 99-125 126 127 128+
Function Described
Module Bank Density (Per Bank) SDRAM Input Setup Time SDRAM Input Hold Time SDRAM Data Input Setup Time SDRAM Data Input Hold Time Superset Information (May be used in Future) SPD Revision Checksum for Bytes 0 - 62 Manufacturer's JEDEC ID Code Manufacturer's JEDEC ID Code (cont.) Manufacturing Location Module Part Number (ASCII) PCB Identification Code Assembly Manufacturing Date (Year) Assembly Manufacturing Date (Week) Assembly Serial Number Reserved Intel Specification for Frequency Reserved Unused Storage Location
SPD Entry Value
128 MByte 1.5 ns 0.8 ns 1.5 ns 0.8 ns
16Mx72
20 15 08 15 08 00
Revision 2
02 C6
Mosel Vitelic
40 00
V437216C04VDTG-75
00 64 8D 00
DC Characteristics
TA = 0C to 70C; VSS = 0 V; VDD, VDDQ = 3.3V 0.3V
Limit Values Symbol
VIH VIL VOH VOL II(L) IO(L)
Parameter
Input High Voltage Input Low Voltage Output High Voltage (IOUT = -4.0 mA) Output Low Voltage (IOUT = 4.0 mA) Input Leakage Current, any input (0 V < VIN < 3.6 V, all other inputs = 0V) Output leakage current (DQ is disabled, 0V < VOUT < VCC)
Min.
2.0 -0.3 2.4 -- -10
Max.
VCC+0.3 0.8 -- 0.4 10
Unit
V V V V A A
-10
10
V437216C04VDTG-75 Rev. 1.2 July 2001
5
MOSEL VITELIC
Capacitance
Symbol
CI1 CI2 CICL CI3 CI4 CIO CSC CSD
V437216C04VDTG-75
TA = 0C to 70C; VDD = 3.3V 0.3V, f = 1 MHz
Parameter
Input Capacitance (A0 to A11, RAS, CAS, WE) Input Capacitance (CS0-CS3) Input Capacitance (CLK0) Input Capacitance (CKE0) Input Capacitance (DQM0-DQM7) Input/Output Capacitance (I/O1-I/064) Input Capacitance (SCL, SA0-2) Input/Output Capacitance
Limit Values
15 15 20 15 15 16 8 18
Unit
pF pF pF pF pF pF pF pF
Absolute Maximum Ratings
Parameter
Voltage on VDD Supply Relative to VSS Voltage on Input Relative to VSS Operating Temperature Storage Temperature Power Dissipation
Max.
-1 to 4.6 -1 to 4.6 0 to +70 -55 to 125 9
Units
V V C C W
V437216C04VDTG-75 Rev. 1.2 July 2001
6
MOSEL VITELIC
Standby and Refresh Currents1
TA = 0C to 70C, VCC = 3.3V 0.3V
Symbol Parameter
ICC1 Operating Current
V437216C04VDTG-75
Test Conditions
Burst length = 4, CL = 3 tRC> = tRC(min), tCK> = tCK(min), IO = 0 mA 2 Bank Interleave Operation CKE< = VIL(max), tCK> = tCK(min) CKE> = VIH(min), tCK> = tCK(min), Input changed once in 3 cycles CKE< = VIL(max), tCK> = tCK(min) CKE> = VIH(min), tCK> = tCK(min), Input changed one time
16M x 72
2700
Unit
mA
Note
1,2
ICC2P ICC2N ICC3P ICC3N
Precharged Standby Current in Power Down Mode Precharged Standby Current in Non-Power Down Mode Active Standby Current in Power Down Mode Active Standby Current in Non-Power Down Mode
36
mA
810
mA
CS = High
144
mA
990
mA
CS = High
ICC4
Burst Operating Current
tRC = Infinite, CL = 3, tCK> = tCK(min), IO = 0 mA 2 Banks Activated tRC>= tRC(min) CKE = <0,2 V Standard L-version
2160
mA
1, 2
ICC5 ICC6
Auto Refresh Current Self Refresh Current
2700 18 7.2
mA mA
1,2 1,2
V437216C04VDTG-75 Rev. 1.2 July 2001
7
MOSEL VITELIC
AC Characteristics 3,4
TA = 0 to 70C; VSS = 0V; VCC = 3.3V 0.3V, tT = 1 ns
V437216C04VDTG-75
Limit Values -75 # Symbol Parameter Min. Max. Unit Note
Clock and Clock Enable
1 tCK Clock Cycle Time CAS Latency = 3 CAS Latency = 2 System frequency CAS Latency = 3 CAS Latency = 2 Clock Access Time CAS Latency = 3 CAS Latency = 2 Clock High Pulse Width Clock Low Pulse Width Input Setup time Input Hold Time CKE Setup Time (Power down mode) CKE Setup Time (Self Refresh Exit) Transition time (rise and fall) 7.5 10 - - - - 2.5 2.5 1.5 0.8 2.5 8 0.3 133 100 5.4 6 - - - - - - 1.2 ns ns MHz MHz 4,5 ns ns ns ns ns ns ns ns ns 6 6 7 7 8 9
2
fCK
3
tAC
4 5 6 7 8 9 10
tCH tCL tCS tCH tCKSP tCKSR tT
Common Parameters
11 12 13 14 15 16 tRCD tRC tRAS tRP tRRD tCCD RAS to CAS delay Cycle Time Active Command Period Precharge Time Bank to Bank Delay Time CAS to CAS delay time (same bank) 20 60 45 20 15 1 - - 100K - - - ns ns ns ns ns CLK 6 6 6 6 6
Refresh Cycle
17 18 tSREX tREF Self Refresh Exit Time Refresh Period (8192 cycles) 10 64 - - ns ms
Read Cycle
19 20 21 22 tOH tLZ tHZ tDQZ Data Out Hold Time Data Out to Low Impedance Time Data Out to High Impedance Time DQM Data Out Disable Latency 3 1 3 - - - 7 2 ns ns ns CLK 7 2
Write Cycle
23 24 tDPL tDQW Data input to Precharge (write recovery) DQM Write Mask Latency 2 0 - - CLK CLK
V437216C04VDTG-75 Rev. 1.2 July 2001
8
MOSEL VITELIC
Notes:
V437216C04VDTG-75
1. The specified values are valid when addresses are changed no more than once during tCK(min.) and when No Operation commands are registered on every rising clock edge during tRC(min). Values are shown per module bank. 2. The specified values are valid when data inputs (DQ's) are stable during tRC(min.). 3. All AC characteristics are shown for device level. An initial pause of 100 s is required after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin. 4. AC timing tests have VIL = 0.4V and VIH = 2.4V with the timing referenced to the 1.4V crossover point. The transition time is measured between VIH and VIL. All AC measurements assume tT = 1 ns with the AC output load circuit shown. Specific tac and toh parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0V.
tCH 2.4V CLOCK 0.4V
+ 1.4 V 50 Ohm Z=50 Ohm I/O 50 pF
tCL
tSETUP tHOLD
tT
INPUT
1.4V
tAC tLZ tOH
tAC
I/O 50 pF
1.4V
OUTPUT
Measurement conditions for tac and toh
tHZ
5. If clock rising time is longer than 1 ns, a time (tT/2 -0.5) ns has to be added to this parameter. 6. Rated at 1.5V 7. If tT is longer than 1 ns, a time (tT -1) ns has to be added to this parameter. 8. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device. 9. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered. 10. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
11. tDAL is equivalent to tDPL + tRP.
V437216C04VDTG-75 Rev. 1.2 July 2001
9
MOSEL VITELIC
Package Diagram
L-DIM-168-30 SDRAM DIMM Module Package
V437216C04VDTG-75
All measurements in mm 133.37
127.35
(4.0 max)
17.80
1 3.0
10
11
40
41
84
42.18 63.68 A B
43.15
1.27 0.100
85
94
95
124
125
168
4.0
D
6.35
6.35
1.27
1.0 0.05
3.125
3.125
2.50
0.2 0.15
2.0 Detail A 2.26 3.175 Detail B 4.45
2.0 Detail C
RADIUS 1.27 + 0.10
Tolerances: (0.13) unless otherwise specified.
V437216C04VDTG-75 Rev. 1.2 July 2001
10
MOSEL VITELIC
Label Information
MOSEL VITELIC
Part Number Criteria of PC100 or PC133 (refer to MVI datasheet)
V437216C04VDTG-75
V437216C04VDTG-75 PC133R-333-542-A Taiwan XXXX-XXXXXXX
DIMM manufacture date code
Trace Code
PC133 R - 333 - 54 2 - A
Registered DIMM CL = 3 (CLK) tRCD = 3 (CLK) tRP = 3 (CLK) Gerber file Intel(R) PC100 x 4 Based JEDEC SPD Revision 2.0 tAC = 5.4 ns
V437216C04VDTG-75 Rev. 1.2 July 2001
11
MOSEL VITELIC
U.S.A.
3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952
WORLDWIDE OFFICES
TAIWAN
7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209 NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888
V437216C04VDTG-75
UK & IRELAND
SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516
SINGAPORE
10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013
JAPAN
ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402
GERMANY (CONTINENTAL EUROPE & ISRAEL)
BENZSTRASSE 32 71083 HERRENBERG GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22
U.S. SALES OFFICES
NORTHWESTERN
3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952
SOUTHWESTERN
302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807
CENTRAL, NORTHEASTERN & SOUTHEASTERN
604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-826-6176 FAX: 214-828-9754
(c) Copyright 2001, MOSEL VITELIC Inc.
7/01 Printed in U.S.A.
The information in this document is subject to change without notice. MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.
MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.
MOSEL VITELIC
3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461

▲Up To Search▲

Price & Availability of V437216C04VDTG-75

	To Download V437216C04VDTG-75 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .